TITLE     : A formal verification environment for railway signalling system design
AUTHOR(S) : Bernardeschi C., Fantechi A., Gnesi S., Larosa S., Mongardi G., Romano D.
TYPE      : Conference article
YEAR      : 1996
CODE      : 411033

*** DO NOT EDIT THIS FILE ***