2002
Journal article  Restricted

Integrated Performance Models for SPMD Applications and MIMD Architectures

Cremonesi P., Gennaro C.

Computational Theory and Mathematics  SPMD  Mean value analysis  performance  network model  Network model  MIMD  mean value analysis  Hardware and Architecture  Performance  Signal Processing 

This paper introduces queuing network models for the performance analysis of SPMD applications executed on generalpurpose parallel architectures such as MIMD and clusters of workstations. The models are based on the pattern of computation, communication, and I/O operations of typical parallel applications. Analysis of the models leads to the definition of speedup surfaces which capture the relative influence of processors and I/O parallelism and show the effects of different hardware and software components on the performance. Since the parameters of the models correspond to measurable program and hardware characteristics, the models can be used to anticipate the performance behavior of a parallel application as a function of the target architecture (i.e., number of processors, number of disks, I/O topology, etc).

Source: IEEE transactions on parallel and distributed systems (Print) 13 (2002): 1320–1332. doi:10.1109/TPDS.2002.1158268

Publisher: Institute of Electrical and Electronics Engineers,, New York, NY , Stati Uniti d'America


Metrics



Back to previous page
BibTeX entry
@article{oai:it.cnr:prodotti:43710,
	title = {Integrated Performance Models for SPMD Applications and MIMD Architectures},
	author = {Cremonesi P. and Gennaro C.},
	publisher = {Institute of Electrical and Electronics Engineers,, New York, NY , Stati Uniti d'America},
	doi = {10.1109/tpds.2002.1158268 and 10.1109/tpds.2002.1019862},
	journal = {IEEE transactions on parallel and distributed systems (Print)},
	volume = {13},
	pages = {1320–1332},
	year = {2002}
}