Steady-state thermal mapping of electronic devices and circuits with multi-layer stack assembly by analytical relationships
Montesi M., Bagnoli P. E., Casarosa C., Pasquinelli G.
Physical Sciences and Engineering
This paper deals with an analytical model for the steady-state temperature mapping of electronic devices and system boards. It is devoted to solid structures which can be schematically modelled as a stack of several homogeneous layers of different materials and different sizes, also with various degree of asymmetry, and with two-dimensionally distributed heat generations. This mathematical model was implemented to replace conventional finite-elements (FEM) thermal simulators for fast thermal mappings, accurate within 1% and able to run in interaction with electrical and electro-thermal automatic design tools. His convenience in terms of speed and calculation amounts is due to the required 2-D meshing grids only at the interfaces instead of 3-D. The implemented thermal simulation program was validated by comparing the results of some virtual samples with the corresponding temperature and heat flux maps obtained with the FEM analysis. The amount and the origin of the error percentages with respect to the FEM analysis were also investigated as a functions of the free input parameters of the model.
Source: International Thermal Science Seminar, ITSS II, ASME-ZSIS, Grand Hotel Toplice, Bled, Slovenia, 13-16 June 2004
Back to previous page
@inproceedings{oai:it.cnr:prodotti:120514,
title = {Steady-state thermal mapping of electronic devices and circuits with multi-layer stack assembly by analytical relationships},
author = {Montesi M. and Bagnoli P. E. and Casarosa C. and Pasquinelli G.},
booktitle = {International Thermal Science Seminar, ITSS II, ASME-ZSIS, Grand Hotel Toplice, Bled, Slovenia, 13-16 June 2004},
year = {2004}
}