Caruso A., Chessa S., Maestrini P.
Wafer scale integration Computer-communication networks VLSI systems Types and design styles
An abstract is not available.
Source: 12th Workshop on Testmethods and Reliability of Circuits and Systems, pp. 1–4, Grassau, Germany, 19-21 March 2000
@inproceedings{oai:it.cnr:prodotti:406545, title = {Wafer-scale VLSI testing}, author = {Caruso A. and Chessa S. and Maestrini P.}, booktitle = {12th Workshop on Testmethods and Reliability of Circuits and Systems, pp. 1–4, Grassau, Germany, 19-21 March 2000}, year = {2000} }